Altos Design Automation

Altos Design Automation
Private
Headquarters San Jose, California, USA
Key people

Jim McCanny, CEO and Co-founder Ken Tseng, CTO and Co-founder

Kevin Chou, VP R&D and Co-founder

Wenkung Chu, R&D Architech and Co-founder

[
Website [http://www.altos-da.com

Overview

Altos Design Automation, Inc. is an electronic design automation software company. Altos develops and markets cell and semiconductor intellectual property (IP) characterization tools that create library views for timing, signal integrity and power analysis and optimization.[1][2] The Altos tools are fully automated and the company claims that its tools are extremely fast. The Altos tools are used by engineers employing both corner-based and statistical-based design implementation flows to reduce time-to -market and improve yield.[3][4]

Altos is privately held and was founded in January 2005 in Santa Clara, California by former employees of Cadence Design Systems. All members of the team worked at CadMOS where they were responsible for the development of Signal Integrity analysis tools for both cell- and transistor-level digital IC designers.

Its corporate headquarters is in San Jose, California.

Products

Variety Variety creates statistical timing cell models that represent the non-linear impact of any number of systematic and random parameter variations. All library timing data is characterized for variation including delays, transitions, timing constraints, and pin capacitances. Variety generates statistical static timing analysis (SSTA) models for a number of commercial SSTA products from a single characterization run.

Liberate Liberate is an automated library characterization tool for standard cells and I/Os that serves existing static timing analyzers. Liberate takes in a Spice netlist and Spice subcircuits, and automatically generates a characterized cell library. It supports both Composite Current Source (CCS) model backed by Synopsys and the Effective Current Source Model (ECSM) backed by Cadence Design Systems.

Footnotes

  1. "Statistical timing gets modeling boost", EE Times, 2007-01-15.
  2. "Characterization tool aids SSTA-library creation", EDN, 2007-01-15.
  3. "Statistical timing revs for 45-nm era", EE Times, 2006-07-03.
  4. "Altos Targets Statistical Timing Models", Electronic News, 2006-07-03.

References

External links

This article is issued from Wikipedia - version of the Saturday, February 14, 2015. The text is available under the Creative Commons Attribution/Share Alike but additional terms may apply for the media files.