HYDRA Game Development Kit

The HYDRA Game Development Kit is the latest (launched in September 2006) creation of Andre LaMothe similar to the XGameStation. Like the XGameStation, HYDRA is an open system, allowing anyone to create games for it. However, being less focused on teaching electronics and more about homebrew games, the HYDRA uses a more complex and powerful CPU - the recently released Parallax Propeller processing unit, which has eight 32 bit RISC CPUs called cogs with 32KB built in RAM and 32KB built in ROM.

Specifications

The HYDRA Game Development Kit has the following specifications:

The Hydra also comes with the large book (800+ pages) "Game programming for the propeller powered HYDRA", a CD with extensive software including demo games and a second book by LaMothe, a keyboard, a mouse, a NES keypad, USB and audio/video cables, a 128kB "memory card", an experimenter card and a power supply.

The system can be programmed as the target of a PC-hosted IDE or through locally hosted programming languages. Tiny BASIC is included with the system, and the FORTH language is also available. Of course, the Hydra can also be programmed in assembler, and in the Propeller's own built-in Spin programming language.

As the video display is generated in software, the capabilities of it depend on the software driver, but a typical PAL/NTSC driver would be able to generate a 256x192 screen resolution, and typically 80 to 96 colors maximum . The color resolution for the VGA display is hardwired to 64 colors maximum, and a typical resolution would be 800x600 depending on the available display memory. A video driver uses the main 32kB RAM which it must share with code space. With the aid of the new 512kB memory expander, video drivers can be written that extend the video generator's capabilities. To aid in the display of text the Propeller chip has a complete character font in its ROM.

Memory expansion system

A 512kB RAM expansion card, the HYDRA "XTREME 512K CARD", is available and can be plugged into the expansion connector. It has two memory segments, a 64kB completely randomly accessible segment, and a 448kB linear accessible segment. During boot time the memory interface can be programmed to optionally auto-increment or -decrement the memory pointer for faster memory access. But the interface is based on a reprogrammable CPLD chip, so the access method can be re-programmed to suit the application; for most applications the chosen method is optimal for speed (for the 64kB segment) and utility.

The memory expansion card also has its own 128kB EEPROM on board.

See also

External links

This article is issued from Wikipedia - version of the Sunday, December 13, 2015. The text is available under the Creative Commons Attribution/Share Alike but additional terms may apply for the media files.