coreboot

coreboot
Graphic of a running hare in black and white above text "coreboot" in lowercase sans-serif font
Original author(s) Ronald G. Minnich, Eric Biederman, Li-Ta (Ollie) Lo, Stefan Reinauer, and the coreboot community
Initial release 1999 (1999)
Development status Active
Written in Mostly C, and about 1% in assembly
Platform IA-32, x86-64, ARMv7,[1] ARMv8, MIPS, RISC-V, POWER8
Type Firmware
License GPLv2
Website www.coreboot.org

coreboot, formerly known as LinuxBIOS,[2] is a free software project aimed at replacing proprietary firmware (BIOS or UEFI) found in most computers with a lightweight firmware designed to perform only the minimum number of tasks necessary to load and run a modern 32-bit or 64-bit operating system.

Since coreboot initializes the bare hardware, it must be ported to every chipset and motherboard that it supports. As a result, coreboot is available only for a limited number of hardware platforms and motherboard models.

Variants include Libreboot and SageBIOS.

History

The coreboot project began in the winter of 1999 in the Advanced Computing Laboratory at Los Alamos National Laboratory (LANL),[3] with the goal of creating a BIOS that would start fast and handle errors intelligently.[4] It is licensed under the terms of the GNU General Public License (GPL). Main contributors include LANL, SiS, AMD, Coresystems and Linux Networx, Inc, as well as motherboard vendors MSI, Gigabyte and Tyan, which offer coreboot alongside their standard BIOS or provide specifications of the hardware interfaces for some of their motherboards. Google partly sponsors the coreboot project.[5] CME Group, a cluster of futures exchanges, began supporting the coreboot project in 2009.[6]

Coreboot has been accepted in seven consecutive years (2007–2014) for the Google Summer of Code.[7][8] Other than the first three models, all Chromebooks run Coreboot.[9][10] Code from Das U-Boot has been assimilated to enable support for processors based on the ARM instruction set.[11]

Supported platforms

CPU architectures supported by coreboot include IA-32, x86-64, ARM, ARM64, MIPS and RISC-V. Supported system-on-a-chip (SOC) platforms include AMD Geode, starting with the Geode GX processor developed for the OLPC. Artec Group added Geode LX support for its ThinCan model DBE61; that code was adopted by AMD and further improved for the OLPC after it was upgraded to the Geode LX platform, and is further developed by the coreboot community to support other Geode variants. Coreboot can be flashed onto a Geode platform using Flashrom.

From that initial development on AMD Geode based platforms, coreboot support has been extended onto many AMD processors and chipsets. The processor list includes Family 0Fh and 10h (K8 core), and recently Family 14h (Bobcat core, Fusion APU). Coreboot support also extends to AMD chipsets: RS690, RS7xx, SB600, and SB8xx.

AMD Generic Encapsulated Software Architecture (AGESA)—​​a bootstrap protocol by which system devices on AMD64 mainboards are initialized—​​was open sourced in early 2011, aiming to provide required functionality for coreboot system initialization on AMD64 hardware.[12]

Devices preloaded with Coreboot or one of its derivatives include x86-based Chromebooks,[13] Libreboot X200 and T400 (rebranded Thinkpad X200 and T400, respectively, available from Minifree, previously known as Gluglug),[14][15] OLPC XO from the One Laptop per Child initiative, and ThinCan models DBE61, DBE62 and DBE63.

Design

Coreboot typically loads a Linux kernel, but it can load any other stand-alone ELF executable, such as iPXE, gPXE or Etherboot that can boot a Linux kernel over a network, or SeaBIOS[16] that can load a Linux kernel, Microsoft Windows 2000 and later, and BSDs (previously, Windows 2000/XP and OpenBSD support was provided by ADLO[17][18]). Coreboot can also load a kernel from any supported device, such as Myrinet, Quadrics, or SCI cluster interconnects. Booting other kernels directly is also possible, such as a Plan 9 kernel. Instead of loading a kernel directly, coreboot can pass control to a dedicated boot loader, such as a coreboot-capable version of GNU GRUB 2.

Coreboot is written primarily in C, with a small amount of assembly code. Choosing C as the primary programming language enabled easier code audits, which result in improved security. The source code is released under the GNU GPL version 2 license.

Coreboot performs the absolute minimal amount of hardware initialization and then passes control to the operating system. As a result, there is no coreboot code running once the operating system has taken control; in particular, System Management Mode (SMM) is not activated.[19] A feature of coreboot is that the x86 version runs in 32-bit mode after executing only ten instructions[20] (almost all other x86 BIOSes run exclusively in 16-bit mode). This is similar to the modern UEFI firmware, which is used on newer PC hardware.

By itself, coreboot does not provide BIOS call services. The SeaBIOS payload can be used to provide BIOS calls and thus allow coreboot to load operating systems that require those services, such as Windows 2000/XP/Vista/7 and BSDs. However, most modern operating systems access hardware in another manner and only use BIOS calls during early initialization and as a fallback mechanism.

Coreboot stages

  1. Bootblock stage: prepare to obtain Flash access and look up the ROM stage to use
  2. ROM stage: memory and early chipset init (a bit like PEI in EFI)
  3. RAM stage: device enumeration and resource assignment, ACPI table creation, SMM handler (a bit like DXE stage in EFI)
  4. Payload.

Initializing DRAM

The most difficult hardware that coreboot initializes is the DRAM controllers and DRAM. In some cases, technical documentation on this subject is NDA restricted or unavailable. RAM initialization is particularly difficult because before the RAM is initialized it cannot be used. Therefore, to initialize DRAM controllers and DRAM, the initialization code may have only the CPU's general purpose registers or Cache-as-RAM as temporary storage.

romcc, a C compiler that uses registers instead of RAM, eases the task. Using romcc, it is relatively easy to make SMBus accesses to the SPD ROMs of the DRAM DIMMs, that allows the RAM to be used.

With newer x86 processors, the processor cache can be used as RAM until DRAM is initialized. The processor cache has to be initialized into Cache-as-RAM[21][22] mode as well, but this needs fewer instructions than initializing DRAM. Also, the Cache-as-RAM mode initialization is specific to CPU architectures, thus more generic than DRAM initialization, which is specific to each chipset and mainboard.

Developing and debugging coreboot

Hacking Coreboot at Denver 2008 summit.

Since coreboot must initialize the bare hardware, it must be ported to every chipset and motherboard that it supports. Before initializing RAM, coreboot initializes the serial port (addressing cache and registers only), so it can send out debug text to a connected terminal. It can also send byte codes to port 0x80 that are displayed on a two-hex-digit display of a connected POST card.

Another porting aid is the commercial "RD1 BIOS Savior" product from IOSS,[23] which is a combination of two boot memory devices that plugs into the boot memory socket and has a manual switch to select between the two devices. The computer can boot from one device, and then the switch can be toggled to allow the computer to reprogram or "flash" the second device. A more expensive alternative is an external EPROM/flash programmer.

There are also CPU emulators that either replace the CPU or connect via a JTAG port, with the Sage SmartProbe[24] being an example. Code can be built on, or downloaded to, BIOS emulators rather than flashing the BIOS device.

Payloads

SeaBIOS payload running on a Lenovo ThinkPad X60

Coreboot can load a payload, which may be written using the libpayload helper library. Existing payloads include the following:

Variants

Libreboot
Libreboot was established as a distribution of coreboot without proprietary binary blobs.[28][29] Libreboot is not a straight fork of coreboot; instead, it is a parallel effort that works closely with and re-bases every so often on the latest coreboot as the upstream supplier, with patches merged upstream whenever possible. In addition to removing proprietary software, libreboot also attempts to make coreboot easy to use by automating the build and installation processes.[30]
Endorsed by the Free Software Foundation (FSF),[31] the Libreboot project made possible the required modifications for completely libre variants of some ThinkPad, MacBook and ARM Chromebook laptops.[32][33][34]
SageBIOS
Sage Electronic Engineering went out of business in July of 2015. There are still significant number of devices using it.

See also

References

  1. ↑ "Coreboot ARM". coreboot. 2013-10-15. Retrieved 2014-02-01.
  2. ↑ "[LinuxBIOS] Welcome to coreboot". 2008-01-12.
  3. ↑ coreboot FAQ: Who is working on coreboot?
  4. ↑ Anton Borisov: The Open Source BIOS is Ten. An interview with the coreboot developers. The H, 2009.
  5. ↑ Google Sponsors the LinuxBIOS project
  6. ↑ "CME Group Dives Into Coreboot and Other Linux Open Source Projects". Wall Street & Technology. Retrieved 23 September 2015.
  7. ↑ "Coreboot GSoC". coreboot.org. Retrieved 2014-02-01.
  8. ↑ "Previous GSoC Projects". coreboot.org. Retrieved 2014-02-01.
  9. ↑ Larabel, Michael (2012-04-22). "Many FSF Priority Projects Still Not Progressing". Phoronix. Retrieved 2014-12-29. The success out of Coreboot recently is Google providing Sandy/Ivy Bridge support for Coreboot. Google's planning to begin shipping new Intel "Chromebooks" that will use Coreboot. Google likes Coreboot for the faster start-up time, among other benefits.
  10. ↑ "Chromebooks". coreboot. 2014-01-16. Retrieved 2014-02-17.
  11. ↑ "GSoC2011(Week 1): Analysis of U-boot ARM boot code | coreboot developer blogs". Retrieved 2014-04-12.
  12. ↑ "Technical details on AMD's coreboot source code release". AMD. 2011-02-28. Archived from the original on 2014-03-25. Retrieved 2016-02-01.
  13. ↑ "Many FSF Priority Projects Still Not Progressing". Phoronix. 22 April 2012. Retrieved 22 September 2015.
  14. ↑ "Minifree". Retrieved 24 September 2015.
  15. ↑ "The Gluglug". fsf.org. Retrieved 23 September 2015.
  16. ↑ SeaBIOS (previously known as LegacyBIOS) is an open-source legacy BIOS implementation
  17. ↑ coreboot Add-on Layer (ADLO)
  18. ↑ SEBOS, Security Enhanced Bootloader for Operating Systems, Phase 2 , adding PC BIOS Services to coreboot via Bochs BIOS (Link noted to be defunct on 18 July 2008. See SEBOS Phase 2 at the Wayback Machine (archived June 19, 2007))
  19. ↑ Carl-Daniel Hailfinger. "On Coreboot". FOSDEM2012.
  20. ↑ coreboot v3 early startup code
  21. ↑ Yinghai Lu; Li-Ta Lo; Gregory R. Watson; Ronald G. Minnich (2009-01-15). "CAR: Using Cache as RAM in Linux BIOS" (PDF). qmqm.pl. Retrieved 2014-02-25.
  22. ↑ A Framework for Using Processor Cache as RAM (CAR)
  23. ↑ IOSS
  24. ↑ Sage Engineering
  25. ↑ "Google Pushes "Project PIANO" Into Coreboot - Phoronix". phoronix.com. Retrieved 23 September 2015.
  26. ↑ "Depthcharge: The ChromeOS bootloader". docs.google.com. Retrieved 2015-10-26.
  27. ↑ "Modify u-boot code to allow building coreboot payload. [chromiumos/third_party/u-boot-next : chromeos-v2011.03]". 2011-07-24.
  28. ↑ "Libreboot". Free Software Foundation. Retrieved 31 July 2014.
  29. ↑ "Libreboot". libreboot.org. Retrieved 31 July 2014.
  30. ↑ "About the libreboot project". libreboot.org. Retrieved 25 April 2015.
  31. ↑ "Campaign for Free BIOS — Free Software Foundation — working together for free software". fsf.org. Retrieved 23 September 2015.
  32. ↑ Gay, Joshua (9 October 2012). "Respects Your Freedom hardware product certification". Free Software Foundation. Retrieved 25 February 2015.
  33. ↑ "Hardware compatibility list". libreboot.org. Retrieved 25 February 2015.
  34. ↑ "Libreboot ported to Asus Chromebook C201 (free software bootloader)". liliputing.com. Retrieved 2015-10-24.

Further reading

External links

This article is issued from Wikipedia - version of the Thursday, April 14, 2016. The text is available under the Creative Commons Attribution/Share Alike but additional terms may apply for the media files.