Socket FM1
 | |
| Type | PGA-ZIF |
|---|---|
| Chip form factors | PGA |
| Contacts | 905 |
| FSB protocol | Unified Media Interface (UMI) |
| FSB frequency |
100 MHz System clock Unified Media Interface up to 5,2 GT/s |
| Processors | early A-series APUs |
|
This article is part of the CPU socket series | |
Socket FM1 is a CPU socket for desktop computers used by AMD early A-series APUs ("Llano") processors and Llano-derived Athlon II processors. It was released in July 2011. Its direct successors are Socket FM2 (September 2012) and Socket FM2+ (January 2014), while Socket AM1 (January 2014) is targeting low-power SoCs.
For available chipsets consult Fusion controller hubs (FCH).
Feature overview for AMD APUs
| Brand | Llano | Trinity | Richland | Kaveri | Carrizo | ? | Desna, Ontario, Zacate | Kabini, Temash | Beema, Mullins | Carrizo-L | |
|---|---|---|---|---|---|---|---|---|---|---|---|
| Platform | Desktop, Mobile | Desktop, Mobile | Mobile | Desktop | Ultra-mobile | ||||||
| Released | Aug 2011 | Oct 2012 | Jun 2013 | Jan 2014 | Jun 2015 | 2016? | Jan 2011 | May 2013 | Q2 2014 | May 2015 | |
| Fab (nm) | GlobalFoundries 32 nm SOI | 28 | 14/16nm | TSMC 40 nm | 28 | ||||||
| Die size (mm2) | 228 | 246 | 245 | 244.62 | ? | 75 (+ 28 FCH) | ~107 | TBA | |||
| Socket | FM1, FS1 | FM2, FS1+, FP2 | FM2+, FP3 | FP4 | AM4 | FT1 | AM1, FT3 | FT3b | FP4 | ||
| CPU architecture | AMD 10h | Piledriver | Steamroller | Excavator | Zen | Bobcat | Jaguar | Puma | Puma+[1] | ||
| Memory support | DDR3-1866 DDR3-1600 DDR3-1333 | DDR3-2133 DDR3-1866 DDR3-1600 DDR3-1333 | ? | DDR3L-1333 DDR3L-1066 | DDR3L-1866 DDR3L-1600 DDR3L-1333 DDR3L-1066 | DDR3L-1866 DDR3L-1600 DDR3L-1333 | |||||
| 3D engine1 | TeraScale 2 (VLIW5) | TeraScale 3 (VLIW4) | GCN 1.1 (Mantle, HSA) | GCN 1.2 | ? | TeraScale 2 (VLIW5) | GCN1.1 | GCN | |||
| 400:20:8 | up to 384:24:6 | up to 512:32:8 | ? | 80:8:4 | 128:8:4 | TBA | |||||
| IOMMUv1 | IOMMUv2 | IOMMUv1 | IOMMUv1[2] | TBA | |||||||
| Unified Video Decoder | UVD 3 | UVD 4.2 | UVD 6 | ? | UVD 3 | UVD 4 | UVD 4.2 | TBA | |||
| Video Coding Engine | N/A | VCE 1.0 | VCE 2.0 | VCE 3.0 | ? | N/A | VCE 2.0 | TBA | |||
| Power saving GPU | PowerPlay | PowerTune | ? | ||||||||
| Max. № of displays2 | 2–3 | 2–4 | 2–4 | 3 | ? | 2 | 2 | TBA | |||
| TrueAudio | N/A | ✔[3] | N/A[2] | TBA | |||||||
| FreeSync | N/A | ✔ | ? | ||||||||
| Direct Rendering Manager / Mesa 3D driver[4][5] |
✔[5] | WIP | ✔ | ||||||||
- 1 Unified shaders : Texture mapping units : Render output units
- 2 To feed more than two displays, the additional panels must have native DisplayPort support.[6] Alternatively active DisplayPort-to-DVI/HDMI/VGA adapters can be employed
See also
References
- ↑ "AMD Mobile “Carrizo” Family of APUs Designed to Deliver Significant Leap in Performance, Energy Efficiency in 2015" (Press release). 2014-11-20. Retrieved 2015-02-16.
- 1 2 Thomas De Maesschalck (2013-11-14). "AMD teases Mullins and Beema tablet/convertibles APU". Retrieved 2015-02-24.
- ↑ "A technical look at AMD’s Kaveri architecture". Semi Accurate. Retrieved 6 July 2014.
- ↑ Airlie, David (2009-11-26). "DisplayPort supported by KMS driver mainlined into Linux kernel 2.6.33". Retrieved 2014-07-02.
- 1 2 "Radeon feature matrix". freedesktop.org. Retrieved 2016-01-10.
- ↑ "How do I connect three or More Monitors to an AMD Radeon™ HD 5000, HD 6000, and HD 7000 Series Graphics Card?". AMD. Retrieved 2014-12-08.
- http://www.tomshardware.com/news/amd-llano-socket-fm1-sample,12549.html
- http://www.amd.com/us/products/desktop/processors/a-series/Pages/a-series-model-number-comparison.aspx
| ||||||||||||||||||||||||||||||||||||||
This article is issued from Wikipedia - version of the Friday, July 11, 2014. The text is available under the Creative Commons Attribution/Share Alike but additional terms may apply for the media files.